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Abstract 
This paper discusses the use of Petri ~ ets for modeling and analyzing pipelined 
processors. Petri ~ets are particularly well-suited to modeling the synchronization. 
buffering, resource contention and delicate timing so common in pipelined proces-
sors. Tools for simulating, animating and analyzing the behavior of the models 
are described. The usefulness of the tools and the analysis methods they sup-
port in evaluating the performance and analyzing the detailed timing of pipelined 
microprocessors is illustrated through an example. 
Keywords: System Level Design Aids, Timing Verification, Discrete Simula-
tion, Behavioral and Hardware Description Languages 
As single-chip processors become more and more powerful, the use of pipelin-
ing to speed up instruction fetching, decoding and execution has become more 
prevalent. 1fodern microprocessors such as the MC 680x0 and Intel x86 support 
features such as instruction pre-fetching, instruction and data caches, and pipelin-
ing of decoding and execution. Understanding the detailed timing of such proces-
sors is extremely difficult and therefore understanding the bottlenecks in systems 
which use them is also difficult. For example, memory speed and processor clock 
rate can have a strong yet difficult to predict impact on the performance of micro-
processor- based computer systems. This paper addresses the needs for tools which 
can permit rapid construction of faithful models of pipelined processors. 
The model proposed in this work is an extended Timed Petri-Net model. Petri 
Nets have been proposed as useful modeling tools for hardware systems by Misunas 
[Mis73), Ramchandani [Ram74], Peterson [Pet81], Agerwala [Age79], Ramamoor-
thy and Ho [RH80], Baer [Bae80], Zubereck [Zub80), Razouk and Phelps [RP84j, 
Holliday and Vernon [HV85], and many others. Invariably researchers interested 
1This work has been supported in part by the .Microelectronics Innovation and Computer Re-
search Opportunities (.\IICRO) progarm cosponsored by Hughes Aircraft Corporation, and by the 
National Science Foundation under Grants DCR-8406756 and DCR-8521398. 
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in modelling hardware systems extend classical Petri ~ ets let8 l] to include some 
notion of time. The model described in this paper include extensions which are 
essential to making the construction of the models straightforward and ensuring 
faithful mimicing of timing behavior. While many researchers have proposed sim-
ilar extension and discussed how Petri ~ets can be used to model pipelining, the 
contribution of this paper is in describing a collection of tools (The P-~UT system) 
that support rapid construction and analysis of Petri Net models. The tools de-
scribed herein support classical simulation capabilities as well as novel animation 
and timing analysis features. 
Section 1 of the paper introduces our ·'flavor:' of Petri Nets and highlights 
the features of the model which make the modeling of pipelining easy. Section 2 
presents an example of a pipelined processor of moderate complexity. Extensions 
needed to model even more complex systems are discussed in Section 3. Section 4 
of the paper discusses the types of analyses needed to evaluate pipelined processors 
effectively. 
1 Petri Nets and Modeling Pipelining 
A Petri Net model of a hardware system consists of a description of a set of possible 
events in the system. Each event has pre-conditions which must be true in order 
for the event to occur, and post-conditions which become true once the event 
has occurred. In pipelined processors typical events include: initiate instruction 
prefetch, issue instruction to functional unit, initiate operand fetch, initiate storing 
of result, etc... Typical preconditions for an event such as "initiate instruction 
prefetch" can be: bus is free, space is available in instruction buffer, no operand-
fetch is pending. 
In Petri Nets events correspond to transitions (typically drawn as lines or 
boxes) and conditions correspond to places (typically drawn as circles or hexagons). 
Constructing a Petri Net model of a systems involves enumerating all events in 
the system and listing their pre- and post-conditions. The order in which the 
events are listed is irrelevant. Conditions which are true at some point in time are 
modeled by tokens on places. Boolean conditions are modeled by the presence or 
absence of tokens. More complex conditions can be modeled by having some num-
ber of tokens on a place. Events whose pre-conditions are met (tokens are present 
on their input places) may occur (the transition may fire) thereby removing to-
kens from inputs (disabling the pre-conditions) and producing new tokens on the 
outputs (enabling post-conditions). Since many pre-conditions may be satisfied at 
the same time, parallelism is a natural fall-out of the model. The modeler need 
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not explicitly address parallelism. Similarly, events which share some common 
place can contend for the token on that place. Mutual exclusion and other forms 
of resource contention can be easily modeled with shared places. 
Figure 1 shows a brief example showing how pre-fetching of instructions into 
an instruction buffer can be modeled. The situation being modeled is a buffer 
pool of 6 words ( 16 bits each) that can be pre-fetched two-at-a-time. The buffer 
pool is modeled by place Empty-I-buffers. The fact that the buffers are used 
two-at-a-time is modeled by assigning a weight of 2 to the arc .into transition 
Start-prefetch. Pre-fetching is initiated whenever the bus is free and there are 
no operands waiting to be fetched or results waiting to be stored. These latter 
conditions are inhibiting conditions requiring inhibitor arcs. a common and conve-
nient extension to Petri :.T ets. These arcs are depicted by dark bubbles in Figure 
1. The instruction words are decoded one-at-a-time. 
In addition to the simple primitives presented above, Timed Petri Net ':Ram74. 
Zub80,RP84,HV85] support the modeling of time. Events which take time are 
modeled with transition which have firing times. During the firing of a transition 
tokens are neither on the inputs nor on the outputs. Another form of time is the 
enabling time. This is a delay during which the transition must be continuously 
enabled before it is allowed to fire. This form of time is particularly convenient 
for modeling timeouts in communications protocols. Figure 1 contains examples 
of both enabling and firing times. The fact that decoding an instruction requires 
one processor cycle is modeled by a firing time on transition Decode. The time 
required to complete a memory fetch is modeled by an enabling delay on transition 
End-prefetch. It should be pointed out that firing times can be easily simulated 
using enabling times but the opposite is not true. Firing times are therefore 
a convenience for modeling but are not a necessity. Section 4 points out some 
subtle differences between the two forms of time which impact the interpretation 
of performance evaluation results. 
Another extension to Petri Nets which is necessary to support preformance 
evaluation is the introduction of probabilistic behavior. Each set of competing 
events are assigned (by the modeler) relative firing frequencies from which firing 
probabilities are dynamically computed during simulation (or analysis) [WPS86]. 
The final extension supported by new releases of the P-NUT system are pred-
icates and actions associated with transitions. Predicates allow users to specify 
data-dependent pre-conditions which must be true for an event to occur. Actions 
are used to describe data transformations associated with particular events. These 
are powerful extensions which make the construction of complex models simple. 
The intent of the extensions is to allow the user to focus on modeling parallelism, 
resource contention and synchronization using Petri Nets, while supporting the 
construction of detailed models. Examples of the use of predicates and actions are 
discussed in Section 3. 
2 An Example 
In this section we present a small (yet interesting) model of a pipelined micropro-
cessor. The purpose of this example is to illustrate the ease with vvhich hardvvare 
concepts map onto Pt>tri :>ret modeling concepts. The resulting high-level models 
are brief (generally less than a page) yet model a significant fraction of the detailed 
timing behavior of the system. The example pipeline has the following features: 
1. 3-stage pipeline. The first stage is responsible for pre-fetching instructions, 
the second sta!6e is responsible for decoding, address calculation and operand 
fetching, and the third stage is responsible for executing the instruction and 
storing the result (if necessary). 
2. Pre-fetching is initiated whenever a free cycle on the bus is detected, there is 
enough room in the instruction buffer and there are no pending reads/writes 
from/ to main memory. 
3. The instruction buffer consists of 6 16-bit words. Each word contains a single 
ins.truction (a generalization of this is discussed later). 
4. There are three types of instructions: zero-memory-operand (register only) 
instructions, one-memory-operand instructions and two-memory-operand in-
structions. They occur with frequencies 70-20-10. · 
.5. Each instruction has a .2 probability of storing a result. 
6. Decoding requires one processor cycle. Address calculation reqmres two 
processor cycles for each memory operand. 
7. Instruction execution requires 1-2-5-10-50 processor cycles with probabilities 
.5-.3-.1-.05-.05 respectively 
8. A memory access requires 5 processor cycles. 
The resulting model is shown in Figures 1-3. Figure 1 shows the model of 
instruction pre-fetching and was discussed in Section 1 of the paper. Figure 2 shows 
the model for decoding, address calculation and operand fetching. The instruction 
mix is modeled by assigning firing frequencies to transitions Type-1, Type-2 and 
Type-3. The load placed on the bus as a result of operand fetching and the fact 
that operand fetching inhibits instruction prefetching are explicitly modeled. The 
delays introduced by the calculation of the operand effective addresses are modeled 
by transition calc-eaddr. Place Decoder-ready is used to represent the second 
stage of the pipeline (a physical resource). Figure 3 shows the model of instruction 
execution and result storing. Place Execution-unit models the third stage of the 
pipeline. Five separate transitions 1 with appropriate firing frequencies and firing 
times 1 are used to model the five execution delays. The contention for the bus 
which results from storing of results is explicitly modeled in the execution unit. 
The resulting complete model can be expressed graphically in one or two pages 
and textually (for some of our textually based tools) in roughly 25 lines. Clearly 
the model is simplistic, but, with a few additional extensions. more complex models 
can be described nearly as tersely. 
3 More Complex Pipelined Processors 
The model described above omits many common aspects of modern microproces-
sors. Instruction and data caches are quite common and can be easily modeled 
probabilistically, assuming some given hit ratio. A more difficult issue to handle is 
the fact that the instruction set of a modern microprocessor is quite complex and 
normally involves variable length instructions. The use of individual transitions to 
model each instruction type results in extremely complex nets. It can be argued 
that the net complexity approach that of other simulation models. This is an area 
where the selective use of predicates and actions can result in a Petri net model 
which is no more complex than the one described above yet which accurately 
models the detailed processing of the instruction set. 
The three areas where the instruction set affects the model are in decoding 
variable length instructions, fetching operands, and executing instructions. Typi-
cally modern microprocessors may support as many as 30 addressing modes 1 each 
of which requires different length instructions, and places a different load on the 
bus to main memory. Rather than using a separate subnet for each addressing 
mode it is possible to construct a table-driven model of the instruction set. One 
transition in the net can randomly select the instruction type (according to some 
distribution) and the remaining parts of the net use the instruction type to remove 
additional words from the instruction buffer, and to calculate firing times, enabling 
times and the number of times to iterate through loops (to fetch operands for ex-
ample). The Petri net itself would be used to model what Petri nets model best: 
the contention for the bus and the synchronization between different portions of 
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the pipeline. Figure -! shows the skeleton of such a model. The interaction with 
the instruction buffer has been omitted in this example. The transition Decode 
has the action: 
[[][type] 
J 
type = irand[1, max-type]; 
number-of-operands-needed = operands[type]; 
where irand randomly selects the instruction type and operands is a table con-
taining the number of operands for each instruction type. 
The predicate for transition operand-fetching-done is 
[ [] [] 
number-of-oparands-needed -- 0 
J 
and the predicate for transition fetch-operand is 
[ [] [] 
number-of-operands-needed > 0 
J 
Finally, the action for transition end-fetch is 
[ [] [] 
number-of-operands-needed = number-of-operands-needed-1 
J 
Instruction execution can be modeled similarly. Execution delays can be calcu-
lated based on instruction type as can the number of required reads/writes from/to 
memory. Again the Petri net focuses exclusively on modeling contention for the 
bus. 
4 Analysis Tools for Pipelined Processors 
The previous section discussed the reasons that make Petri Nets particularly well-
suited to modeling pipelining. Some of the extensions discussed above have been 
used by other researchers [Bae80,Age79,Zub80,HV85) The contribution of this pa-
per is in presenting a set of tools which effectively support these extensions and 
form an effective environment for modeling and analysis of computer systems. 
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The set of tools is called P-NUT (for Petri-~et Ftility Tools). The P-NlTT system 
include tools for constructing and analyzing complete reachability graphs (timed 
lRP84], and untimed )1IR87:) and for performing simulation experiments from 
which detailed timing analyses can be derived and from which performance es-
timates can be obtained. In the sections below the P-:.TUT tools that support 
simulation, performance evaluation, animation, and timing analysis are described.· 
The description below refers to the current state of P-NUT. 
4.1 Simulation 
The P-NFT simulator is a simple simulation engine which "pushes" tokens around 
a Timed Petri ~et. The input to the simulator is a Petri ::Jet and a few simulation 
commands that allow a user to control the duration of one or more simulation 
experiments. Unlike most simulation tools, the simulator knows little about how 
to analyze the simulation results. That task is left up to specialized tools. The 
simulator simply generates a trace. A trace is simply the description of the initial 
state of the system, followed by a series of state deltas describing how the state of 
the system changes over time. The decoupling of simulation engine from analysis 
tool is extremely useful since the intermediate trace representation need not be 
made specific to a particular modeling technique. Traces can be easily generated 
from SIMSCRIPT simulations as well as any other simulation language. 
One problem with simulation traces is that they can be extremely large. The 
size of a simulation trace can become unwieldy if the length of the trace is large 
or if the information retained about the system is too detailed. By default the 
P-~UT simulator retains all information about all places and transitions in the 
net. Yet, usually only a handful of places and transitions are of interest in per-
forming a particular analysis. The P-NUT system therefore provides a filtering 
tool from which significantly smaller traces can be obtained. While filtering solves 
the problem of too much detail it doesn't solve the problem of very long traces. 
In order to support long simulation experiments the simulator was designed so 
that its output can be directly "plugged" into the input of analysis tools, thereby 
eliminating the need for storing large files. 
4.2 Performance Evaluation 
Traditionally, simulation experiments are performed to obtain accurate perfor-
mance estimates. P-NUT supports such classical uses of simulation by providing 
a statistical analysis tool whose purpose is to extract from simulation traces per-
formance related information. It is important to note that the data provided 
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by the statistical analysis tool is provided in terms of places and transitions. The 
mapping between this information and higher-level concepts such as processor uti-
lization is left up to the user. This mapping, however, is usually straightforward. 
The following section illustrates some of the information which can be obtained 
by carefully analyzing the model described in section 2. 
In order to properly interpret simulation statistics a careful mapping must 
be done from the modeling primitives back to some higher level concept. This 
mapping is, of course, needed for any type of model. The problem is discussed 
here to point out some subtle aspects of modeling using Timed Petri Nets. The 
statistical analysis package in P-~UT (stat) reports information about places 
and transitions. The information about places includes the average (over time) 
number of tokens in a place. The significance of this number depends on how 
places are used to model various aspects of the computer system. For example. 
the availability of the bus was modeled in Section 1 (See Figure 1) by using two 
mutually-exclusive places: Bus-free and Bus-busy. The semantics of these two 
places is that the sum of the tokens on these two places should always equal one: 
the bus is either free or busy. This requires that all events which move tokens from 
Bus-free to Bus-busy (and the opposite way) be instantaneous (no firing times). 
If that is the case then the average number of tokens on Bus-busy describes the 
utilization of the bus. A more detailed breakdown of the activity on the bus can be 
obtained by looking at places pre-fetching, fetching and Storing-result. These 
will provide the usage of the- bus for pre-fetching instructions, fetching operands 
and storing results. Similarly, the utilization of instruction buffers, of the decoder 
and execution units can be easily obtained. 
The statistical analysis package also provides information about the average 
number of concurrent firings of a transition. Normally a transition can only firing 
once at .a time, therefore the average number of concurrent firings refers to the 
utilization of that transition (percent time it is busy). It is possible for a transition 
to fire many times simultaneously. This is particularly useful in modeling servers 
in queueing networks. In the model in Section 1 (See Figure 3) this type of infor-
mation can be used to uncover the percentage of time the execution unit spends 
executing each type of instruction. Another statistic provided by the package is 
the "throughput" of a transition: the number of times it finished firing divided by 
the simulation time. This information can be used to measure processing rate. In 
our example the sum of the throughputs of all the execution transitions describes 
the instruction processing rate of the machine. 
As discussed above, detailed information about the performance of the modeled 
system can be easily obtained by carefully interpreting the statistics provided by 
the P-NUT package. The reports are produced from the stat tool in format 
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suitable for processing by text processing tools ( t bl and troff). A sample report is 
shown in Figure 5. The instruction processing rate (in instructions per processor 
cycle) can be deduced from the throughput of transition Issue. The percentage 
of time spent executing each type of instruction can be obtained by examining 
transitions exec-type-1, ... ~ exec-type-5. The utilization of the bus can be 
obtained from the average number of tokens on place Bus-busy. The breakdmvn 
of bus activity can be derived from the average number of tokens on places pre-
fetching, fetching, and storing. 
4.3 Animation 
One of the advantages offered by Petri nets is the graphical representation of the 
nets. This graphical representation is (supposedly) easier to understand than tex-
tual representations. We are not convinced of the merits of such claims but the 
tools we have constructed do support the graphical input of nets and the exami-
nation of simulation results using animation. Simulation traces can be processed 
by an animation tools which allows the user to single-step through the trace of to 
animate the entire trace. The animation is done carefully so as to give the user 
enough visual feedback to understand the relationship between events. A common 
deficiency of Petri Net animations is that the animation consists of tokens disap-
pearing and reappearing from places. The P-NUT animator deliberately animates 
the flow of tokens over arcs in order to give the user time to understand the effect 
of state transitions (See Figure 6). 
The animation supported by the P-NUT system is better referred to as a vi-
sual discrete event simulation. It is not a true animation since there is no constant 
relationship between real time and simulation time. Since the simulation is inher-
ently a discrete-event simulation, the simulation clock can change dramatically 
in a brief instant in real-time. One area currently being explored by the P-NUT 
group is the use of true animation in giving users feedback about bottlenecks in 
the system. 
4.4 Timing Analysis and Verification 
A great deficiency in current simulation languages and tools is that they provide 
only the most primitive aids in analyzing the simulation results for correctness and 
in examining the dynamic behavior of the system being modeled. This drawback 
is primarily the result of the fact that simulation models and tools are typically 
intended to provide performance data. The underlying assumption behind many 
of the current tools is that errors in simulation models must be uncovered using 
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traditional program-debugging methods or by analyzing the performance data. 
Unfortunately, neither of these approaches is effective. First~ because simulation 
models mimic concurrency, debugging techniques and tools for sequential programs 
are inadequate. Secondly, many incorrect simulation models produce performance 
data which appears on the surface to be quite reasonable. What are needed are 
timing analysis tools and verification aids. P-NUT supports both through a tool 
call tracertool 
The timing analysis supported by tracertool is inspired by examining how 
systems engineers test real computer hardware. If given the task of understanding 
the timing behavior of a modern micro-processor, a systems engineer is likely to 
resort to a Logic State Analyzer. Probes are places at relevant inputs to the 
processor and on important lines on the bus and the resulting timing traces are 
examined to understand how the resources in question (the bus, for example) are 
being used. This same concept has been adopted for analyzing timing in Petri ~et 
models. Part of Tracertool is nothing more than a software logic state analyzer. 
A user may select any places or transitions to be plotted over time and may 
define arbitrary functions (using a simple programming language) on places and 
transitions. Figure 7 shows an example of a timing analysis of the model described 
in section 1. The first line shows activity in place Bus-busy. This activity is broken 
down in the following three lines into instruction pre-fetching, operand fetching 
and storing of results. The next five lines show the execution transitions (different 
types of instructions) followed by a user-defined function which sums the activities 
on all the execution transitions. The final display shows how the number of empty 
instruction buffer slots varies over time. Markers can be position in the trace to 
identify critical events. The tracertool can then assist the user in timing these 
events. 
The verification supported by tracertool is inspired by a similar tool used in 
analyzing reachability graphs [MR87J. The P-NUT reachability graph analyzer 
allows user to enter high-level specification of the expected behavior of a system 
in first-order predicate calculus and in branching time temporal logic. The ana-
lyzer then determines if all possible behaviors of the system meet the high level 
specification. Tracertool uses the same concept to ''test" (rather than prove) the 
correctness of a simulation trace. The correct behavior of the system is specified 
and the tool automatically checks if the particular traces is correct. A detailed 
description of the capabilities of the reachability graph analyzer (and therefore 
tracertool) can be found in [MR87]. Below we illustrate some of the questions 
that could be asked of the behavior of the pipelined processor described above. 
In order to use tracertool effectively, a deep understanding of the model is 
required. For example, we discussed earlier that in the model presented in this 
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paper, the sum of the tokens on the places modeling the state of the bus should 
always be 1. An error in the model (for example a non-zero timing in a transition) 
may cause a token to be removed from both places at the same time. Checking 
for such an error can be done by asking: 
forall s in S [ Bus_busy(s) + Bus_free(s) = 1 ] 
The variable S implicitly refers to all the states in the simulation trace. This 
example tests for a bug in the model. Similar tests can be used to learn new in-
formation about the system being modeled or about the particular path explored 
during the simulation experiment. For example we may want to ask if the instruc-
tion buffer ever becomes empty after the initial state (where it starts out empty). 
This question can be formulated as 
exists s in (S-{#0}) [ Empty_I_buffers(s) = 6 ] 
In this expression #0 refers to the initial state of the system. An example of 
asking question about the particular experiment run would be. to ask if we ever 
executed an instruction of type .j ( 50 cycles) during the run. This question can be 
formulated as 
Exists s in S [exec_type_S(s) > O] 
In this expression exec-type-5 is the name of the transition corresponding 
to the execution of a type-5 instruction. One particularly useful feature of the 
reachability graph analyzer and the tracertool is the use of temporal logic. Using 
temporal logic it is possible to ask if something eventually becomes true. For 
example, the test below tests to see if the bus is freed every time it is used. This is 
not a proof of any kind but it does allow the user to ask if, during this particular 
simulation run, the bus is always freed. 
forall sin {s' in S I Bus-busy(s')} [ inev(s, Bus-free(C), true) ] 
This expression can be interpreted as: ''from every state where the bus is busy, 
inevitably we reached a state where the bus was free". 
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5 Conclusion 
This paper describes a collection of tools which support the construction and anal-
ysis of Petri Nets models. These models are particularly well-suited to modeling 
hardware systems such as pipelined processors. The paper has focused on a subset 
of the tools which comprise the P-0J"UT system. Other tools support analytical 
(as opposed to simulation) performance evaluation, and reachability analysis (for 
verification). The long term objective of this project is to support .the design and 
evaluation of computer system through the use of models. The work on new mod-
eling and analysis tools which can apply to both hardware and software continues. 
An effort is currently under way to test the usefulness of the analysis methods 
being developed. Empirical evaluations, using student subjects. has begun and 
preliminary results should be available soon. The objective of the evaluation is 
not necessarily to show that some specific tool is useful but to uncover the areas ! in 
terms of uncovering design :flaws through models) where certain analysis techniques 
are particularly effective and where they fail. Such experiments should provide 
useful insights into fruitful areas of future research. 
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RUN STATISTICS 
Run number 1 
Initial clock value 0 
Length of Simulation 10000 
Events started 11755 
Even ts finished 11 (.=)3 
EVENT STATISTICS 
Run number 1 
Transition Min/:\Iax Avg Standard Starts Throughput 
Number Concurent Concurent Deviation /Ends 
(name) Firings Firings 
Issue 0/1 0 0 1238/ 1238 0.1238 
Type_l 0/1 0 0 887/887 0.0887 
Type-2 0/1 0 0 247/247 0.0247 
Type_.3 0/1 0 0 104/104 0.0104 
exec_type_l 0/1 0.0618 0.240792 618/618 0.0618 
exec_ty-pe-2 0/1 0.0752 0.263714 376/376 0.0376 
exec_type_3 0/1 0.0631 0 .243143 127/126 0.0126 
exec_type_4 0/1 0.059 0 .235625 59/59 0.0059 
exec_type_5 0/1 0.29 0.453762 58/.58 0.0058 
PLACE STATISTICS 
Run number 1 
Place Min/Max Avg Standard 
Number Concurent Concurent Deviation 
(name) Tokens Tokens 
FullJ_buffers 0/6 4.621 1.25306 
Empty _!_buffers 0/6 0.7576 0.821123 
pre_fetching 0/1 0.3107 0.46278 
fetching 0/1 0.2275 0.419218 
storing 0/1 0.12 0.324962 
Bus_busy 0/1 0.6582 0.474313 
Decoder_ready 0/1 0.0014 0.0373904 
Exe cu tion_uni t 0/1 0.2739 0.445958 
readv _to_issue_instruction 0/1 0.5022 0.499995 
Figure 5. Performance statistics report 
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Figure 6. Animation of pipeline model 
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Timing analysis using Tracertool 

